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Abstract—This paper presents a QCIF HDR imager where
visual information is simultaneously captured and adaptively
compressed by an in-pixel tone-mapping scheme [1]. The tone
mapping curve (TMC) is calculated from the histogram of an
auxiliary previous image, which serves as a probability indicator
of the distribution of illuminations within the current frame.
The chip maps 148dB scenes onto 7-bit/pixel coding, containing
illuminations from 2.2mlux (SNR10) to 55.33klux –with extreme
values captured at 8s and 2.34μs, respectively. Pixels use an Nwell-
Psubstrate photodiode and autozeroing for establishing the reset
voltage. Measured sensitivity is 5.79 Vlux·s . Dark current eﬀects in
the ﬁnal image are attenuated by an automatic programming
of the DAC levels. The chip has been fabricated in the 0.35μm
OPTO technology from AMS.
I. Introduction
High Dynamic Range (HDR) Imagers usually codify il-
luminations in the scene non-adaptively, using either long
bit-words per pixel –e.g. mantissa exponent [2]– obtained
from the combination of images captured at diﬀerent expo-
sures [3], or a ﬁxed compressive function –e.g. logarithmic
approach [4]– among many other possibilities [5]. These non-
adaptive approaches usually lead to either high computational
costs for the post-processing of the images –in the long bit-
words case– or to the loss of details and lack of contrast –
e.g. log. sensors– due to the ﬁxed compression. In order to
overcome these drawbacks, the proposed system produces an
adaptive compression of illuminations using only 7-bit per
pixel. Basically, the sensor operates as a Time-to-First-Spike
imager [6] and implements the tone mapping compression over
temporal information. Typical drawbacks in this type of im-
agers are non-linear signal compression and lower maximum
SNR. Regarding the ﬁrst, optimized non-linear compression is
what it is actually intended in this design. Regarding the latter,
it is due to the need of reducing the maximum voltage swing
to allocate some range for the operation of the comparator. In
our case, the implemented in-pixel ADC has low resolution
(7-bit) and the achieved SNR is suﬃcient for this purpose.
This is proven by the measurements, which indicate that the
read noise ﬂoor is about 0.2 LSBs.
II. Tone Mapping Algorithm for HDR Operation
The key point in the operation of our sensor is the com-
bination of measuring the crossing time between a reference
signal, Vre f , and the Vph(Ipix, t) voltage –for pixels working
in the photocurrent integration mode– and ramping up very
fast the analog reference at the end of the exposure to allow
for poorly illuminated pixels to intersect Vre f . In either the
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Fig. 1: Signals Involved in HDR Image Acquisition
case, the crossing event makes the pixel to get its value
from the current status of a 7-bit globally distributed signal
TMC<6:0>whose non-linear temporal evolution is calculated
from a tone-mapping algorithm [1][7]. This calculation em-
ploys an auxiliar image, named Time Stamp Image (TSI),
which is also generated on chip. TSI information is provided
by one out of every four pixels in a 2×2 neighborhood –
see section III, and acts as an indicator of the distribution
of illuminations in the scene [1]. The generation of the TSI
follows the same principle as that of the Tone-Mapped Image
(TMI) –see an example for a reduced number of bits in
Fig. 1. During photocurrent integration, when the pixel voltage
Vph(Ipix, t) intersects Vre f , the pixel samples both the status
of the 4-bit Time Stamp bus TSC<3:0> and the value of the
Tone Mapping bus TMC<6:0>. Exposition time is divided
into 16 windows (non-linearly distributed), with TS value just
codifying the window number. The duration of temporal win-
dows has been selected so that they are compressed towards
the higher illumination bands, mimicking the natural (1/Ipix)
compression of the intersection time (1), and optimized using
the distribution of luminances in public HDR image data bases
[7]. In the last temporal window, which can be as short as
153.6μs, Vre f ramps up from its previous value Vbot, to a
programmable value Vtop in 128 steps. Pixels crossing Vre f
during this window store TSC=0.
Tcross(Ipix,Vre f ) =
Cpix
Ipix
(Vrst − Vre f ) (1)
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Fig. 2: TS Pixel Block Diagram
The temporal evolution of TMC<6:0> for the current frame
is created from the histogram of the TSI in the previous
frame. Thus, we consider the TS information as an indicator
of probability, and so it may fail when the exposition time
is too long as compared to the rate of changes in the im-
age. TMC<6:0> varies linearly within each temporal window,
spanning over a number of LSBs which is a function of the
relevance of this window in the histogram of TSI. For instance,
if this histogram shows that half of the pixels crossed Vre f
during temporal window with TSC=3, the TMC<6:0> curve
could span over 64 codes during this temporal window. Fi-
nally, since the duration of temporal windows is non-linearly
distributed in time, the obtained proﬁle for the TM curve is
piece-wise linear in time. More details about the generation of
these curves and the duration of temporal windows is provided
in [1].
III. Pixels
Pixels have been arranged in two categories:
• TS Pixels: including both TMC and TSC circuitry.
• Basic Pixels: including only TMC circuitry.
A block level schematic of a TS pixel is shown in Fig. 2. The
sensor, a 3×3μm2 Nwell/Psubs diode1, works in photocurrent
integration mode. It uses auto-zeroing to establish the reset
voltage through the combined action of a buﬀer, which in
operation isolates the photodiode capacitor from comparator’s
kickback noise, an analog comparator (where Vre f=Vrst during
reset phase) and a PMOS feedback switch P1. Additionally,
digital circuitry is included to control R/W operations of
the SRAM cells. Signal ROW controls the external write of
data row by row –for evaluation and initialization purposes,
signal EVAL activates internal write operation and signal
READ enables external readouts synchronized with the ROW
signal. TS pixels contain 7(TMC)+4(TSC)=11 bits of SRAM,
whereas Basic Pixels (BP) do only include 7(TMC) SRAM
modules.
Pixels are physically arranged as shown in Fig. 3(a). Notice
that each TS pixel takes some area from its 3 BP neighbors to
allocate the 4 SRAM modules for TSC storage. TSC SRAMs
1Aperture in metal structures over the diode is 9.75×7.30μm2. Due to this,
carriers created within this area can also contribute to the photogenerated
current by reaching the photodiode through diﬀusion, increasing the eﬀective
ﬁll-factor.
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Fig. 3: Pixels Group.
are grouped in the middle of the 2×2 arrangement –as shown
in Fig. 3(a)– and controlled by signals produced in the TS
pixel only. The layout of a group of 2×2 pixels is shown in
Fig. 3(b). Observe that SRAM modules are grouped in the
central vertical region, sharing global control, digital power
and ground lines. This increases the attainable pitch and
reduces the noise coupling from digital switching in the analog
blocks.
A. Auto-zeroing Technique
Cornerstone in the operation of the imager is the auto-
zeroing technique to cancel out most oﬀset contributions
from the two ampliﬁers in the pixel. During the reset phase,
the voltage Vrst is applied to the Vre f input in Fig. 2, and
transmitted to the photodiode’s integrating capacitor through
the negative feedback loop. If we consider that ampliﬁers can
be eﬃciently modeled to this purpose by their input-referred
oﬀset voltage VOx and a ﬁnite DC gain Ax –where x = B
for the Buﬀer and C for the Comparator, one ﬁnds after
simple calculations, which include Taylor’s series expansion
and neglecting second order error terms, that the reset value
is approximately established to:
Vphrst  (1 + C)
−1 · [(1 + B) · (Vrst + VOC) − VOB] (2)
where C = 1/AC , and B = 1/AB.
Thus, the eﬀective diﬀerential voltage applied at comparator’s
input during operation –including the feedthrough contribution
VFT introduced by the reset switch– is:
Ve f f ≈ Vre f − (Vrst − IpixCpixΔt) − (1 − B)VFT +  (3)
 = CVrst − B IpixCpixΔt + C(1 − C)[VOC − (1 − B)VOB] (4)
Clearly, most of errors –except the feedthrough, which is the
main error contribution at the end– vanish as the ampliﬁers
gain is suﬃciently high. This, in practice, is translated into
a small residual contribution due to the impossibility of
designing very large gain low-power ampliﬁers (each ampliﬁer
consumes 50nA) within such small area. Pixel design has been
made under the 3 sigma constraint for all added non-idealities.
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Fig. 4: Vre f Distribution Scheme
IV. Chip-Level Additional Functionalities
A. Analog Reference Generation
A dynamic biasing mechanism has been developed in order
to transmit the Vre f signal to the array. As shown in Fig. 4(b),
Vre f drops very quickly from Vrst to its value during most of
the exposure Vbot, and, in the last window, moves from Vbot
to Vtop in 128 steps to perform a kind of single slope A-to-D
conversion of the pixels not crossing Vre f previously. Every
row is provided with an analog buﬀer that receives Vre f , from
an on-chip DAC, and drives all the nodes in its row. Clearly,
there will be slight diﬀerences in the ﬁnal voltage reached by
each row due to oﬀset, and other non-idealities. The next step
is to switch-oﬀ the ampliﬁers and short-circuit all Vre fi nodes
–Fig. 4(a)– to the DAC’s output. This forces all nodes to reach
the same ﬁnal voltage in a shorter time than only using one
driver at the output of the DAC (due to RC eﬀects in wires
driving the signal to the diﬀerent points in the array) [8].
B. Dark Signal Contribution Attenuation
Dark current eﬀects are specially noticeable in dark pixels,
that may look very noisy in long-exposure shots. In order to
attenuate the visual degradation produced by this undesired
contribution, we have experimentally measured average dark
signal contribution IDC and standard deviation σ(IDC) for
diﬀerent exposition times and operating temperatures (from an
on-chip temperature sensor). The visual eﬀects of dark current
in pixels crossing Vre f during the last temporal window can
be attenuated by automatically adapting the voltage levels of
the ADC. Pixels with a photogenerated current smaller than
Fig. 5: Dark Signal Contribution Mitigation Scheme
Idark = IDC + 3σ(IDC) are out of the ADC operating range and
hence assigned to the value 0 –see Fig. 5.
V. Chip Architecture
The architecture of the chip is shown in Fig. 6(a), with its
core array of QCIF resolution (+ 2 dummy rows and columns
on each side). Pixels functionality is supported by additional
periphery blocks. An 8-bit DAC generates Vre f (t) and 148
buﬀers (one per row) enhance the dynamics of its distribution
to the array. Digital control signals also employ per-row
distributed digital buﬀers (including clock-tree generation).
TSC<3:0> and TMC<6:0> are generated by a Code Generator
in gray format in order to reduce switching at the pixel level
to only one SRAM module at a time (instead of 7) in Basic
Pixels and 2 (instead of 11) in TS Pixels. Read and write
operations from the array are accomplished by a bank of sense
ampliﬁers. Image is retrieved row by row and stored in a read
buﬀer (1 row), which outputs images through a high-speed 36-
bit bus (4 TMC codes + 2 TSC codes at a time –equivalent
to 43MBytes/s). Fig. 6(b) shows a microscope capture.
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Fig. 6: Chip Block Diagram and Microscope Capture
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Fig. 7: Comparison with commercial cameras.
VI. Experimental Results
We present here a comparison of images captured from
3 commercial systems and our chip (see Fig. 7). The Sony
Cybershot DSC-W80 [9] –which includes an enhanced sensi-
tivity CCD sensor (S uper HADTM CCD), the iPhone4 camera
–which allows HDR Mode [10] (since iOS 4.2) by using a
combination of 3 pictures, and the Photonfocus MV-D752E-
40-U2-12 [11], which employs the Lin-Log technology. No-
ticeably, despite using only half of the codes (128 vs. 256) for
image representation, our approach produces an image which
is –visually– competitive with the other approaches. The Lin-
Log sensor shows little more details within the ﬂuorescent
lamp area at the expense of a higher noise. The DSC-W80
is less noisy but it shows both over and under exposed areas.
Finally, the HDR mode in the iPhone4 shows some similar
performance in the darker areas, but fails to produce details
in the brighter ones. Table I summarizes the most important
electro-optical characteristics of the chip.
VII. Conclusions and Future Work
We have presented a 148dB (SNR10) imager that automati-
cally adapts to compress the HDR scene in a 7-bit format by a
Tone-Mapping algorithm using information from the previous
frame. Pixels include auto-zeroing and SRAM storage which
allows for long exposure shots. A dark signal contribution
mitigation scheme has been implemented to enhance the visual
quality in dark areas. Global analog reference to the pixels
is dynamically distributed to allow for low-power, fast, and
TABLE I: Chip Characteristics
Characteristic Value
Technology 3.3V 0.35μm 2P4M AMS OPTO
Image Size QCIF + dummies
Pixels Size 33×33μm2
Photodiode 3×3μm2 NW-Psub
Metals Aperture 9.75×7.3μm2
Fill Factor 0.8%(Photodiode), 6.5%(Aperture)
Read Noise 25e−(0.19DN)
PRNU 1.8%
Conversion Factor 128.7(e−/DN)
Full Well Capacity 12.2ke−
Exposition Time 2.34μs to 8s
Image coding 7 bits
Sensitivity 5.79V·lux−1·s−1
Average Dark Signal 10.8mV·s−1
Dynamic Range (SNR10) 148dB, 2.2mlux (SNR10) - 55.3klux
Fastest Image Download Time 666μs
Maximum Power Consumption 111.2mW@1205fps
precise operation. We are currently working in a megapixel
resolution imager using a 130nm 3D (vertical integration)
technology with pitch estimations below 7μm and ﬁll factor
near 100% using a BSI approach.
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